0
1
00:00:01,140 --> 00:00:06,490
What is the structure of the FPGA-based evaluation board that we are going to use along this course? 
1

2
00:00:07,200 --> 00:00:10,390
This is the question of this lecture. As a short answer, 
2

3
00:00:10,800 --> 00:00:16,620
we consider the Basys 3 FPGA entry-level board to implement our examples and designs. 
3

4
00:00:16,860 --> 00:00:19,440
So let me to introduce you to this board.
4

5
00:00:21,430 --> 00:00:29,410
The Basys-3 board utilises a Xilinx Artix-7 FPGA. This chip offers 
5

6
00:00:29,410 --> 00:00:37,960
20,800 6-input LUTs, 41,600 Flip-Flops, 1,800 
6

7
00:00:38,140 --> 00:00:49,000
Kbits of fast block RAM, 5 clock management tiles, 90 DSP slices,  On-chip analog/digital
7

8
00:00:49,000 --> 00:00:49,630
converter.
8

9
00:00:51,840 --> 00:00:58,590
This board can be used for implementing a wide range of applications from combinational circuits to sequential 
9

10
00:00:58,590 --> 00:01:01,920
designs, to controllers and embedded processors.
10

11
00:01:03,230 --> 00:01:10,670
The Basys3 board offers a collection of ports, peripherals, and components including: 16 user 
11

12
00:01:10,670 --> 00:01:18,800
slide switches that can be used to give input values to a design 16 user LEDs that can be used to 
12

13
00:01:18,800 --> 00:01:24,680
show the states and values of design outputs
5 user pushbuttons.
13

14
00:01:25,690 --> 00:01:36,550
4-digit 7-segment display. Three Pmod connectors. Pmod for XADC signals. 12-bit VGA output 
14

15
00:01:38,340 --> 00:01:39,450
Power circuit.
15

16
00:01:40,820 --> 00:01:46,060
Shared UART/JTAG USB port. USB Host Connector
16

17
00:01:47,200 --> 00:01:48,880
And also FPGA itself.
17

18
00:01:51,340 --> 00:01:59,200
The Basys3 board can receive its power from two sources: from the USB-JTAG port, denoted by jumper 
18

19
00:01:59,200 --> 00:02:10,660
J4, or from a 5V external power supply, indicated by jumper j6. Jumper JP2 (near the power switch) 
19

20
00:02:10,810 --> 00:02:18,270
determines which source is used. The SW16 slide switch can be used to turn on/off the board. 
20

21
00:02:19,090 --> 00:02:26,290
A power-good LED (LD20), indicates that the power supply is turned on and operates normally. 
21

22
00:02:27,380 --> 00:02:33,740
After turning on the board, the FPGA must be configured (or programmed). You can configure the FPGA in 
22

23
00:02:33,740 --> 00:02:43,250
one of the three ways: A PC can use the USB-JTAG port to program the FPGA any time the power is on.  or A programming 
23

24
00:02:43,250 --> 00:02:47,630
file can be transferred from a USB memory stick attached to the USB port. 
24

25
00:02:48,380 --> 00:02:54,290
or finally, A file stored in the nonvolatile serial (SPI) flash device can be transferred to the FPGA 
25

26
00:02:54,290 --> 00:02:55,580
using the SPI port. 
26

27
00:02:56,250 --> 00:03:03,260
These three ways are also known as programming modes. The JP1 jumper selects one of these programming 
27

28
00:03:03,260 --> 00:03:03,650
modes.
28

29
00:03:04,590 --> 00:03:11,420
After being successfully programmed, the "DONE" LED will be illuminated. Pressing the "PROG" button at any time 
29

30
00:03:11,430 --> 00:03:14,220
will reset the configuration memory in the FPGA. 
30

31
00:03:15,090 --> 00:03:21,060
After being reset, the FPGA will immediately attempt to reprogram itself from whatever method has been 
31

32
00:03:21,060 --> 00:03:23,070
selected by the programming mode jumper. 
32

33
00:03:24,970 --> 00:03:32,950
The Basys3 board includes: sixteen slide switches, five pushbuttons, sixteen individual LEDs, and a four-digit 
33

34
00:03:33,220 --> 00:03:39,160
seven-segment display. The pushbuttons and slide switches are connected to the FPGA via series resistors 
34

35
00:03:39,340 --> 00:03:42,090
to prevent damage from any possible short circuits.
35

36
00:03:42,910 --> 00:03:47,920
The sixteen individual high-efficiency LEDs arranged in a common cathode structure. 
36

37
00:03:48,490 --> 00:03:55,210
Their anodes are connected to the FPGA via 330-ohm resistors, so they will turn on when 
37

38
00:03:55,210 --> 00:04:01,840
a logic high voltage is applied to their respective I/O pin. 
Along the course, we use C functions to 
38

39
00:04:01,840 --> 00:04:03,970
work with these basic I/Os.
39

40
00:04:05,520 --> 00:04:12,360
This would be the next lecture question. Why should we spend our time to learn HLS and FPGA while there 
40

41
00:04:12,360 --> 00:04:16,550
are other new computing platforms such as GPUs and multi-core CPUs.
41

42
00:04:17,250 --> 00:04:22,920
Probably the shortest answer to this question is the efficiency of FPGAs in implementing new applications.
42

43
00:04:24,420 --> 00:04:30,870
These are the takeaway messages: This course uses the entry-level Basys-3 evaluation board.
43

44
00:04:30,870 --> 00:04:34,260
This board provides several input/output mechanisms for its FPGA.
44

45
00:04:34,800 --> 00:04:40,170
This board can be used for implementing a wide range of applications including:  Combinational circuits, 
45

46
00:04:40,320 --> 00:04:44,460
Sequential designs, Controller circuits, and embedded processors.
46

47
00:04:45,710 --> 00:04:52,130
Now the quiz task. Take your Basys-3 board, turn that on, and find different components 
47

48
00:04:52,130 --> 00:04:55,880
on the board and play with its default FPGA configuration