0
1
00:00:01,160 --> 00:00:07,430
In this video, we are going to test our lab environment to get ready for experiencing HLS-design 
1

2
00:00:07,430 --> 00:00:09,230
techniques in the rest of the course.
2

3
00:00:12,010 --> 00:00:17,560
To test our lab environment, we should test the Xilinx Vivado-HLS and Vivado software tools as 
3

4
00:00:17,560 --> 00:00:19,440
well as the Basys-3 evaluation board.
4

5
00:00:21,690 --> 00:00:28,170
Let’s first test the Vivado-HLS. Run the software by double-clicking on its icon. If you are using 
5

6
00:00:28,170 --> 00:00:30,240
Linux OS, you can use 
6

7
00:00:30,240 --> 00:00:32,370
the vivado-hls command. For this purpose, 
7

8
00:00:32,490 --> 00:00:37,650
you should add the required Linux environment variables by running the following command in a shell.
8

9
00:00:40,240 --> 00:00:46,480
Source Xilinx insolation pop slash, although it slashed 2000 nineteen point two, its life setting
9

10
00:00:46,960 --> 00:00:53,500
source <Xilinix installation path>/Vivado/2019.2/settings64.sh then to start the vivado-hls IDE just run the vivado_hls command inside the same
10

11
00:00:53,500 --> 00:00:53,830
shell. 
11

12
00:00:55,220 --> 00:01:01,610
Then create a new project by clicking on the “Create New Project” icon or clicking on File->New Project 
12

13
00:01:01,610 --> 00:01:06,560
option from the menu. Choose basic_output_vhls as the project name.
13

14
00:01:07,970 --> 00:01:11,090
You can change the destination folder if you wish and click Next.
14

15
00:01:11,900 --> 00:01:19,420
Then choose basic_output as the top-function name and click next twice. In the “Solution Configuration” window, 
15

16
00:01:19,520 --> 00:01:22,940
click on the ellipsis icon to select the target FPGA.
16

17
00:01:24,110 --> 00:01:28,100
Click on the board and select the digilent from the vendor list. 
17

18
00:01:28,460 --> 00:01:31,400
Now you should see the Basys3 board in the list below. 
18

19
00:01:32,090 --> 00:01:38,420
If you cannot see the board name, then you haven’t properly copied the board definition file explained 
19

20
00:01:38,420 --> 00:01:39,290
in the previous video.
20

21
00:01:39,650 --> 00:01:43,580
Choose the basys3 board press OK and then Finish buttons. 
21

22
00:01:43,580 --> 00:01:48,560
Now we should add the basic_output.cpp source file to the project.
22

23
00:01:48,800 --> 00:01:51,800
You can find this file in the resources attached to this video. 
23

24
00:01:52,460 --> 00:01:54,340
Download the file in your computer.
24

25
00:01:55,510 --> 00:02:02,380
Right-click on the source folder and select “Add files…” the find the basic_output.cpp file on your 
25

26
00:02:02,380 --> 00:02:09,610
computer and click on the Open button.  Now you can synthesis the design by clicking on the synthesis button 
26

27
00:02:09,640 --> 00:02:10,420
on the toolbar.
27

28
00:02:10,750 --> 00:02:15,790
You should get the synthesis report and the “Finished Synthesis” message in the console 
28

29
00:02:15,790 --> 00:02:16,000
view.
29

30
00:02:17,320 --> 00:02:22,710
Then you can export the RTL design as a hardware IP by clicking on the proper button on the toolbar.
30

31
00:02:23,410 --> 00:02:29,800
You should see the “Finished Export RTL” message in the console view.  This completes the Vivado-HLS test process. 
31

32
00:02:30,580 --> 00:02:32,230
Now, let’s test our Basys3 board. 
32

33
00:02:32,530 --> 00:02:38,680
Firstly, we test the board using its default bitstream. 
Connect the board to the computer using a  	Micro-USB 
33

34
00:02:38,680 --> 00:02:39,110
cable.
34

35
00:02:39,490 --> 00:02:44,560
Make sure that the JP1 jumper is on QSPI programming mode as shown here.
35

36
00:02:45,190 --> 00:02:48,130
Then, turn on the board using the board power switch.
36

37
00:02:48,490 --> 00:02:53,670
The board should be configured by QSPI to the default test program provided by Digilent. 
37

38
00:02:53,860 --> 00:02:57,400
You should see a 0-9 counter on seven segments.
38

39
00:02:57,670 --> 00:03:02,360
Secondly, to make sure that the computer detects the board and can program it, 
39

40
00:03:02,620 --> 00:03:08,740
I am going to program the board using a bitstream file.
For this purpose, turn off the board, change 
40

41
00:03:08,740 --> 00:03:15,160
the programming mode to JTAG using the JP1 jumper and then turn the board on again as shown here.
41

42
00:03:46,600 --> 00:03:52,660
To program the board by a bitstream file, run the vivado by clicking on its icon. If you are using the 
42

43
00:03:52,660 --> 00:03:55,690
Linux OS, then you can start the Vivado by running 
43

44
00:03:55,690 --> 00:03:56,740
the vivado command. 
44

45
00:03:56,990 --> 00:04:02,810
But before that, make sure you have run the setting64.sh script file.
45

46
00:04:03,760 --> 00:04:09,130
It is a good practice to run this script by the .bashrc file.
For this purpose, 
46

47
00:04:09,340 --> 00:04:16,390
open the .bashrc file using a text editor such as gedit and add this source command, which I explained 
47

48
00:04:16,390 --> 00:04:22,800
earlier, at the end of the file. Save the file and close the editor. Now open a new terminal and run the
48

49
00:04:22,930 --> 00:04:26,050
vivado command. The Viviado IDE should be opened.
49

50
00:04:47,580 --> 00:04:53,850
Create a New Project by clicking on the “Create Project” link
Enter the basic_outout_vivado as the project name.
50

51
00:04:53,850 --> 00:04:55,140
Create a New Project by clicking on the “Create Project” link
Enter the basic_outout_vivado as the project name.
51

52
00:04:56,800 --> 00:05:02,710
In the default part, select board and choose the Digilent from the vendor list. You should see 
52

53
00:05:02,710 --> 00:05:04,450
the Basys3 board on the list. 
53

54
00:05:04,870 --> 00:05:08,230
Select that and click next and then finish buttons. 
54

55
00:05:08,740 --> 00:05:14,830
Download the basic_output.bit file from the Resources attached to this video on your 
55

56
00:05:14,830 --> 00:05:15,450
computer.
56

57
00:05:16,940 --> 00:05:21,470
Then click on Open Hardware Manager on the left-hand side pane in Vivado. 
57

58
00:05:22,750 --> 00:05:26,800
Then click on the Open target link and select the “Auto connect” option 
58

59
00:05:46,050 --> 00:05:52,770
Click on the “Program device” Then click on the ellipsis button beside the Bitstream file. Find basic_output.bit file on your computer. 
59

60
00:05:53,100 --> 00:05:53,680
Click on the “Program device” Then click on the ellipsis button beside the Bitstream file. Find basic_output.bit file on your computer. 
60

61
00:05:53,680 --> 00:05:55,940
Click on the “Program device” Then click on the ellipsis button beside the Bitstream file. Find basic_output.bit file on your computer. 
61

62
00:06:08,560 --> 00:06:13,360
Then program the board. You should see four LEDs illuminating on the board.
62

63
00:06:20,610 --> 00:06:26,520
This video is the last lecture in Part 1. I will explain how to design combinational circuits in 
63

64
00:06:26,520 --> 00:06:28,920
Part 2, starting from the following lecture.