1
00:00:03,060 --> 00:00:08,910
In this lecture, we will test our lab environment to get ready for experiencing actualised design techniques

2
00:00:09,000 --> 00:00:11,730
for sequential circuits in the rest of the course.

3
00:00:14,760 --> 00:00:21,600
To test our lab environment, we should test designing such as and we want the software tools as well

4
00:00:21,600 --> 00:00:23,150
as the basis to evaluation board.

5
00:00:25,820 --> 00:00:31,310
Let's first test the White House, run the White House, such a softer by double clicking on its icon

6
00:00:31,520 --> 00:00:33,650
or the corresponding link in the Stockmann.

7
00:00:37,690 --> 00:00:42,700
Create a new project by clicking on the create project link in the White House, such as the Welcome

8
00:00:42,700 --> 00:00:50,020
Page or by clicking on find new project option from the many choose bases, underscore output, underscore

9
00:00:50,020 --> 00:00:51,580
why there's such a list as the project.

10
00:00:52,900 --> 00:00:56,320
You can change the destination folder if you wish and click next.

11
00:00:57,620 --> 00:01:02,750
Then just basic underscore output as a top function name and click next twice.

12
00:01:07,550 --> 00:01:14,060
In the solution configuration window, click on the ellipses icon to select the target FPGA, click

13
00:01:14,060 --> 00:01:17,340
on the board and select the digital and from the window list.

14
00:01:17,870 --> 00:01:20,840
Now you should see the basic storyboard in the list below.

15
00:01:21,960 --> 00:01:27,530
If you cannot see the board name, then you have incorrectly copied the board definition file explained

16
00:01:27,540 --> 00:01:31,710
in the previous lecture to the Basis three board and OK.

17
00:01:33,860 --> 00:01:39,370
Ensure that the we are the only people are target option is selected in the target area.

18
00:01:40,480 --> 00:01:41,950
And then press the finish, but.

19
00:01:53,350 --> 00:01:57,700
Now, we should add the basic underscore out with the source, Sourcefire, the project.

20
00:01:59,660 --> 00:02:04,970
You can find this file in the resources folder attached to this election, download the file on your

21
00:02:04,970 --> 00:02:05,420
computer.

22
00:02:06,600 --> 00:02:11,780
Right, click on the source folder and select new for this version of the white Essentialists tool,

23
00:02:11,940 --> 00:02:17,490
create the file outside the project folder by default, double click on the project folder to create

24
00:02:17,490 --> 00:02:18,950
the file inside that file.

25
00:02:24,650 --> 00:02:29,330
Then copy the content of the downloaded file into the basic underscore out the zip file.

26
00:02:31,160 --> 00:02:34,640
Now you can synthesize designed by clicking on the sentences, but.

27
00:02:35,690 --> 00:02:40,490
You should get the center's report and the finished sentences message in the CONSOLI.

28
00:03:02,480 --> 00:03:08,150
Then you can explore the art of design as a hardware IP by clicking on the export article, but.

29
00:03:30,520 --> 00:03:33,960
You should see the finished export article message in the console.

30
00:03:36,770 --> 00:03:39,310
This completes the white essentialist test process.

31
00:03:42,150 --> 00:03:49,440
Now, let's test the Rimando and the Bases report, firstly, we test the board using its defense ministry,

32
00:03:49,950 --> 00:03:57,840
connect the board to the computer using a we can make sure that the J-P one jumper is on Quispe programming

33
00:03:57,840 --> 00:03:59,220
mode as shown here.

34
00:04:02,760 --> 00:04:09,480
Then turn on the board using the board power switch, the board should be configured by Quispe to the

35
00:04:09,480 --> 00:04:12,000
default test program provided by vigilent.

36
00:04:13,210 --> 00:04:16,760
You should see a 029 counter on seven segments.

37
00:04:17,530 --> 00:04:23,560
Secondly, to make sure that the computer detects the board and can program it, I'm going to program

38
00:04:23,560 --> 00:04:25,240
the board using a bit system for.

39
00:04:34,330 --> 00:04:40,270
For this purpose, turn off the board, change the programming remote to JTAC using the JPN one jumper

40
00:04:40,420 --> 00:04:44,320
and then turn the board on again, as shown here.

41
00:05:12,750 --> 00:05:14,700
To program the world by bitstream.

42
00:05:15,330 --> 00:05:21,420
Rhonda Vado by clicking on it site, create a new project by clicking on the Create Project Link.

43
00:05:22,260 --> 00:05:24,180
Enter the basic underscore output.

44
00:05:24,180 --> 00:05:25,560
Daschle Vado as a project.

45
00:05:27,460 --> 00:05:34,360
In the project type page select article, project option and do not specify sources at this time ensure

46
00:05:34,360 --> 00:05:37,390
that the project is an extensible writer's platform.

47
00:05:37,390 --> 00:05:40,660
Option is not selected in the default part.

48
00:05:41,320 --> 00:05:44,340
Select board and choose a vigilent from the vendor list.

49
00:05:44,890 --> 00:05:47,010
You should see the basis to report on the list.

50
00:05:47,140 --> 00:05:48,880
Select that and click next.

51
00:05:49,030 --> 00:05:50,440
And then the finished product.

52
00:05:56,660 --> 00:06:03,320
Download the basic underscore output debit file from the resources folder attached to this lecture on

53
00:06:03,320 --> 00:06:08,940
your computer, then click on Open Hardware Manager on the left hand side, pain involved.

54
00:06:10,070 --> 00:06:13,880
Then click on the open target link and select the auto connect option.

55
00:06:41,630 --> 00:06:47,600
Click on the program device, then click on the ellipses button beside the supari.

56
00:06:48,540 --> 00:06:54,150
Find basic underscore output that this file on your computer then programmed about.

57
00:06:55,870 --> 00:06:58,510
You should see for this illuminating on the board.

58
00:07:02,150 --> 00:07:04,550
This video is the last lecture in part one.

59
00:07:05,750 --> 00:07:10,880
I will explain how to design sequential circuits in part to starting from the next lecture.
